View more
This product has multiple variants. The options may be chosen on the product page
Very-Large-Scale Integration Physical Design
Engineering Change Order and Timing Design Rule Check
This book presents an innovative, automated approach to fix Timing-Design Rule Check (TDRC) violations in VLSI chip design. Using TCL scripting to streamline the Engineering Change Order (ECO) process, it achieves an 87% violation fix rate with minimal global timing shifts.
This book presents an innovative, automated approach to fix Timing-Design Rule Check (TDRC) violations in VLSI chip design. Using TCL scripting to streamline the Engineering Change Order (ECO) process, it achieves an 87% violation fix rate with minimal global timing shifts.
View more
This product has multiple variants. The options may be chosen on the product page